Explicit Dependencies to Rule Them All

A Framework for Portable Parallel Programming

Eva Burrows

Supervisor: Magne Haveraaen

Department of Informatics, University of Bergen, Norway

3rd April 2011

1 Problem & Motivation

Computational devices are rapidly evolving into massively parallel systems. Multicore processors are already standard; high performance processors such as the Cell/BE processor [8], graphics processing units (GPUs) featuring hundreds of on-chip processors, and reconfigurable devices such as FPGAs are all developed to deliver high computing power. They make parallelism commonplace, not only the privilege of expensive high-end platforms. However, classical parallel programming paradigms cannot readily exploit these highly parallel systems. In addition, each hardware architecture comes along with a new programming model and/or application programming interface (API). This makes the writing of portable, efficient parallel code difficult. As the number of processors per chip is expected to double every other year or so, entering parallel processing into the mass market, software needs to be parallelized and ported in an efficient way to massively parallel, possibly heterogeneous, architectures.

One way of transforming manycore power into real application performance – an approach adopted by most hardware vendors – is to provide libraries, APIs (e.g. [21]) or some ready-to-use software toolbox that help developers to annotate legacy code with parallel constructs where possible (e.g. [14, 15, 26]). Industry leaders have also joined forces to develop OpenCL, a low-level cross-platform open standard for heterogeneous parallel programming [18]. OpenCL exposes everything of the underlying platforms and abstracts very little, ultimately hoping to become a target itself for higher level frameworks [13].

While these approaches are undoubtedly for the benefit of practicing program developers, they do not constitute a unified platform independent framework. The programming community is still in great need of high-level portable parallel programming models which can easily adapt to the upcoming new generation of commonly available parallel computing devices and the increasingly more accessible realm of high-performance computing facilities.

2 Background & Related Work

One of the major issues in parallelizing applications is to deal with the underlying inherent dependency structure of the program. Automatic dependence analysis provides execution-order constraints between program statements and can establish legitimate ways to carry out program code transformations. The concept of data dependency constitutes one class of dependencies obtained throughout dependence analysis. This is usually represented as a directed graph in the compiler and abstracts how parts of a computation depend on data supplied by other parts.

Using data dependencies for program parallelization has a long and speckled history [17, 29]. Automatic parallelization [3], loop transformations [2, 23], systolic arrays [19, 20], dataflow programming [16], etc., all evolved from this basic concept. Many of the underlying ideas and observations related to these approaches served as a basis for parallelizing and optimizing compilers. The idea of embedding a program’s communication structure into the hardware topology, for instance, seemed to be a reasonable approach to deal with parallelism [20]. However, automatic dependence analysis has proved to be too complex [22, 24], and is NP-complete for the general cases [25]. As a result, parallelizing compilers cannot make the most of the underlying dependencies. This and the fact that data dependencies are considered inherent in a program and rather low-level artifacts of the Von Neumann machine led many to the conclusion that data dependencies cannot provide an improved level of abstraction at which to think about parallelization.

In this framework, we go against the flow, and raise the abstraction level by proposing to treat static data dependencies as explicit entities already at the program code level, by means more expressive than just simple annotations. Then a parallelizing compiler can omit data dependence analysis as a whole, and yet harness directly the implicit driving force of depend-
3 Approach & Uniqueness

Miranker and Winkler [20] introduced a general theory about embedding the data dependency graph of a computation into the space-time topology of a systolic array. Haveraaen [10, 11] took this underlying idea further by separating the computation from its dependency in a modular way, so that both become program- mable independently from each other. Data dependency graphs are captured by algebraic abstractions – Data Dependency Algebras (DDA) – and turned into explicit entities in the program code. Hardware communication topologies can be also described by DDAs. Then mapping the computation to a target architecture can be dealt with at a high-level, using DDA-embeddings [12].

A Unique Approach

We showed in [8] how DDA-abstractions can serve as a basis for a hardware independent parallel programming model. The uniqueness of this framework is two-folded. 1. It presents the user with a programmable interface especially designed to allow the user to express the data dependency of the computation as real code, hence making data dependencies explicit in the program code. The DDA interface consists of a generic point type, a generic branch index type, and two sets of generic function declarations on these types, requests and supplies, which are duals of each other. 2. The model gives direct access, within a unified framework, to various hardware architectures’ communication layouts, or their APIs, at a high-level. This allows the embedding of the computation to be fully controlled by the programer at a high and easy to manipulate level. In turn, this saves the user from the hassle of learning “the dialect” of each targeted hardware architecture in case. Direct access to aspects of the hardware model is needed by some architectures, e.g., GPUs, FPGAs. However, the model is fully portable and not tied to any specific processor or hardware architecture, due to the modularisation of the data dependencies.

A Framework for Portable Parallel Programming

The conceptual overview of our framework is presented in Fig. 1. The key elements of the model are: (i) The data dependency pattern of a computation captured in the form of a DDA (e.g. DDA1). In practice, this means that the data dependency graph of the computation is expressed in the formalism of the DDA interface. (ii) The computation reformulated as expressions on the points of the DDA, such that dependencies between computational steps (DDA points) become explicit entities in the expression. (iii) A hardware architecture’s space-time communication layout or API also captured by a special space-time DDA (STA) (e.g. STA1). (iv) The embedding of the computation by means of a DDA-embedding (e.g. E1, E2). This is a task of finding a mapping of the computation’s DDA onto the STA of the hardware. (v) A DDA-enabled compiler, which for a given computation (e.g. computation 1) needs to be fed with: 1. the computation in terms of DDA1 and the expressions over DDA1; 2. the STA of the chosen hardware, e.g., STA1; 3. the embedding E1 from DDA1 to this space-time, STA1. Then the compiler can generate code for the chosen hardware architecture. This can for instance be sequential code, MPI code, CUDA code for GPUs, or vectorized C/C++ for the Cell/BE, or FPGA circuit description, and so on.

The model assumes that the space-time DDAs of the hardware architectures are predefined (e.g. STA1, STA2, . . . , STA1), and are associated with computational mechanisms in the DDA-enabled compiler. The programmer’s task is to define the DDA of a computation, re-formalise the computation in term of this DDA, and define an embedding into the STA of the target architecture. For example, E1 from DDA1 to STA1, or E2 from DDA1 to STA2. The DDA-based computational expression defined on DDA1 remains unchanged irrespective of the available hardware resource.

Since there is no need to rewrite the program solving code, the computation is hardware independent and portable. Also, there is no need for the compiler to do
advanced parallelizing program analysis, as the embedding gives all the information needed for efficient parallel code generation. Alternative embeddings can easily be tested in search for optimal solutions, since each embedding is defined explicitly, yet at a high, easy to manipulate, level.

The DDA-based programming model allows other kinds of software re-usability as well. Different computations may exhibit the same dependency pattern (DDA in Computations 1 and 2), in which case all the embeddings defined for DDA onto the different architectures can be reused. If a new computation exhibits a new dependency pattern (e.g. DDA in Computation 3), all STAs, and associated execution models, are still available in the compiler, only new embeddings need to be defined into these, illustrated by dashed lines.

In the following sections, we attempt to make these ideas more concrete through some examples.

(i-ii) The Flavour of DDA-based Programming

The odd-even merge sort is a fast sorting network presented by K.E. Batcher [4]. The network is based on the repeated merging of ascendingly-ordered sequences of increasing size into one ascendingly-ordered sequence. We consider the data dependency graph of the odd-even merge sorting (see Fig. 2), when the number of inputs \( n = 2^k \). The merging steps will define distinguishable sub-patterns of increasing size. In all DDA illustrations, the arrows point in the request directions. Hence, data flows opposite the arrows (bottom-up), along the supply directions.

We define the points of the DDA to be the tuple type \( P = \text{sm} \text{Nat} \times \text{row} \text{Nat} \times \text{col} \text{Nat} \) where \( \text{sm} : P \rightarrow \text{Nat} \), \( \text{row} : P \rightarrow \text{Nat} \) and \( \text{col} : P \rightarrow \text{Nat} \) are implicit projections of the tuple type such that \( \text{sm} \) identifies the sub-merge step, \( \text{row} \) the local row number within a sub-merge step, and \( \text{col} \) the global column projection. \( P \) is also associated with a data invariant defined by:

\[
\text{DI}_P(p) = \left( \text{sm}(p) < h \right) \& \& \left( \text{col}(p) < 2^b \right) \& \& \left( \text{row}(p) < \text{sm}(p) \right) \lor \left( \text{row}(p) < \text{sm}(p) \& \& \text{sm}(p) = 1 \right)
\]

In addition, we will use the type name \( P \) as a constructor as well, i.e., \( P : \text{Nat}, \text{Nat}, \text{Nat} \rightarrow P \).

We choose the type \( B = \{0, 1\} \) for branch indices such that all vertical arcs are labelled with \( 0 \) and all arcs crossing columns are labelled with \( 1 \). The DDA interface requires the definition of so called request and supply components (needed in the code generation), however, here we will only provide one element of the request component, which is also needed in the formalization of the computational expression on DDA points, and refer to [5] for more details. The function \( rp : P, B \rightarrow P \) is defined such that \( rp(p, b) \) returns the point that \( p \) requests data from along branch index \( b : B \):

\[
\text{rp}(p, b) = \text{if} \ (\text{row}(p) < \text{sm}(p) - 2) \ \text{||} \ (\text{sm}(p) = 1) \ \text{then}
\]

\[
\begin{align*}
\text{if} \ (b = 0) \ \text{then} \ P(\text{sm}(p), \text{row}(p) + 1, \text{col}(p)) \\
\text{else if} \ (\text{max}(p)) \ P(\text{sm}(p), \text{row}(p) + 1, \text{col}(p) - 2^\text{row}(p)) \\
\text{else} \ P(\text{sm}(p), \text{row}(p) + 1, \text{col}(p) + 2^\text{row}(p))
\end{align*}
\]

\[
\text{else if} \ (b = 0) \ P(\text{sm}(p) - 1, 0, \text{col}(p)) \\
\text{else if} \ (\text{max}(p)) \ P(\text{sm}(p) - 1, 0, \text{col}(p) - 2^\text{row}(p)) \\
\text{else} \ P(\text{sm}(p) - 1, 0, \text{col}(p) + 2^\text{row}(p))
\]

where \( \text{max} : P \rightarrow \text{bool} \) is a boolean function identifying exactly those points which receive data along a vertical arc and one which is descending to the left from that point. This definition, cumbersome as it may seem, can be easily decoded by following the meaning of the DDA point projections and constructor in Fig. 2.

Throughout the odd-even merge sort, at every DDA point either the minimum or the maximum of the inputs is computed, or if there is only one input, the value is just passed on. Let us denote by \( \text{pass} : P \rightarrow \text{bool} \) the boolean function that identifies exactly these pass-on points. Then the following expression defined on DDA points \( P \) defines the core computation of odd-even merge sort, where \( V \) is an array indexed by \( P \):

\[
V[p] = \text{if} \ (\text{pass}(p)) \ V[\text{rp}(p, 0)] \\
\text{else if} \ (\text{max}(p)) \ \text{max}(V[\text{rp}(p, 0)], V[p]) \\
\text{else} \ V[\text{rp}(p, 0)]
\]

assuming that \( V[P(1, 1, i)] \) for \( i \in \{0, 1, \ldots, 2^h - 1\} \) are the input values. Note how the dependency pattern given by \( \text{rp} \) (as part of the DDA) becomes an explicit entity in the problem solving code, separated now from the computation in a modular way.

Also note that the expression does not imply any specific execution model. This will be taken care of by the compiler, utilising the DDA and its embedding.
(iii) Some Space-time DDAs

DDAs, by their very nature, can abstract over both the static and the dynamic connectivity of a (parallel) machine architecture. The former can be defined by ordinary DDAs, referred to as hardware DDAs, whereas the latter can be defined by special DDAs, referred to as space-time DDAs (STA). In a hardware DDA, the points identify the processors and the branches the available communication channels between the processors. The granularity of a processor can range from a single logical gate (e.g. on FPGAs) to an arbitrarily complex function, or from a (parallel) thread or MPI process to a general CPU. The dynamic connectivity of the architecture, i.e., its space-time, is usually obtained by projecting its hardware DDA over time. Then a computation on a processor takes place at the points of the so obtained space-time DDA, while communications between processors along the communication channels take a time increment, basically the pairing of the hardware DDA with time-stepping.

Consider a shared or a distributed memory model architecture. In both models, every processor/process is assumed to be able to communicate with any other processor/process at any time-step. The only difference between the two models is the associated communication method: in shared memory there is direct access, in distributed memory the access is indirect, via message passing. The communication topology itself, however, is the same in both models. This can be abstracted by an STA, and the compiler provides different code in the shared versus distributed memory case. Then every STA point corresponds to a processor node at a given time-step with all its branches pointing to all other processors in the previous and upcoming time-steps, including itself, see Fig. 3. The shared memory STA for 8 processors in 4 time-steps.

![Figure 3: Shared memory STA for 8 processors in 4 time-steps.](image)

Likewise, the CUDA API of Nvidia GPUs [21] can also be abstracted as an STA. In CUDA, the GPU device operates as a Co-processor to the main CPU. The GPU is handling a huge number of parallel threads each executing the same program, called a kernel. The total number of CUDA threads that execute a kernel is specified by the host when the kernel is called and downloaded onto the device. The threads are organised in a grid of blocks upon the kernel invocation. Each thread executing the kernel is automatically assigned a unique thread and block ID that is accessible within the kernel through built-in variables, and through which the thread can access memory locations on the GPU device. Threads within one block can synchronize and share data through fast on-chip shared memory. Threads in different blocks can only communicate asynchronously via the main GPU memory. There is no guarantee as to which blocks run in parallel, or in which order blocks are sequenced, when the grid has more blocks than can be physically executed in parallel on the device. So threads in different blocks are in practice unable to exchange information within the same kernel. However, since the GPU memory is persistent across kernels, inter-block communications can be attained by ending and re-invoking the kernel.

Let us denote by T and B the number of threads per block, and the number of blocks that execute the kernel, respectively. Then the CUDA kernel STA launched with B*T threads, can be defined by STA points: \( \text{CUDA}_{B,T} = \text{space} \cup \text{block} \cup \text{time} \). Here space is comprised by \( \text{CUDA}_{B,T} = \text{block} \times \text{time} \). The CUDA STA for 4 processors, 8 time-steps.

(iv) Various DDA-Embeddings for the Same Code

We focus our discussion now only on the STAs presented above. Given some DDA with an associated computational expression, and one of the STAs presented above, an embedding of the computation into the hardware is given by a point projection, EP, which defines how DDA points map into hardware space and time coordinates. For instance, the odd-even merge sort DDA embedding into a shared memory model architecture, EP: P→SMST, becomes:

\[
\text{EP}(p) = \text{SMST}_{2b}(\text{col}(p), \text{grow}((\text{sm}(p), \text{row}(p))))
\]

where the function grow: Nat→Nat computes the global row number of a point in the odd-even merge sort DDA based on the sub-merge and local row numbers, i.e., \( \text{grow}(b,r) = b(b-1)/2 + b - r \). Likewise, the embedding into the CUDA STA, EP: P→CUDA_{B,T}, can be defined by (see Fig. 4A):
These embeddings, in fact, define a one-to-one correspondence between the points of the computational DDA and the hardware STA, so that the computational dependencies overlap hardware communication channels. However, the inherent flexibility of DDAs allows us to define embeddings in many different ways for the same hardware. E.g. the following projection (see Fig. 4B) results in reduced number of kernel invocations in the last sub-merge compared to the previous embedding, since less branches cross over block boundaries in the top sub-merge.

\[
\text{EP'}(p) = \text{CUST}_{B,T}(\text{col}(p)/T,\text{col}(p)\%T), \text{grow}((\text{sm}(p),\text{row}(p)))
\]

\[
\text{EP}^*(p) = \begin{cases} 
(\text{sm}(p)=h) & \text{CUST}_{B,T}(\text{CUB}_{B,T}(\text{col}(p),1)/T,\text{ShR}_{B}(\text{col}(p),1)\%T), \text{grow}((\text{sm}(p),\text{row}(p))) \\
\text{else} & \text{CUST}_{B,T}(\text{CUB}_{B,T}(\text{col}(p)/T,\text{col}(p)\%T), \text{grow}((\text{sm}(p),\text{row}(p)))
\]

where \(\text{ShR}_{B}:\text{Nat}\rightarrow\text{Nat}\) is defined s.t. \(\text{ShR}_{B}(n,i)\) returns the value of a cyclic shift to the right on the \(h\)-bit binary representation of \(n\) by \(i\) positions.

\(\text{v})\) DDA-based Code Generation

The user is to describe a DDA-based computational expression and its embedding onto a given hardware following a methodology similar to that of (i),(ii) and (iv). The STAs of point (iii) are provided by the DDA-enabled compiler developer. In the compiler, each STA is associated with a computational mechanism specific to the hardware architecture that the STA describes. Throughout the code-generation process, when targeting a hardware, the computational mechanism is instantiated for the DDA-based computational expression and its embedding. Each execution model follows a bottom-up recursion unfolding strategy entirely based on the information provided in the DDA, hence, making the most of the underlying original dependency. Based on these strategies, we defined several execution models for uni-processors, shared-memory model architectures, the CUDA API, and formalised a methodology how to generate FPGA-circuit descriptions from DDA-based computational expressions.

4 Results & Contributions

This work contributes to a novel understanding that data dependencies can play in parallel computing by: 1. showing that DDAs raise the level of abstraction at which one can think about parallelization; 2. providing a unified programming model to port computations to various hardware architectures at a high and easy to manipulate level; 3. formalising DDA-based execution models for various hardware.

DDAs provide full control over the execution models’ computation time. Since spatial placements of computations are controlled from DDAs, this gives full control over space usage as well, whether sequential or parallel execution is desired. In the parallel cases, DDAs give full control over processor and memory allocation, and communication channel usage, while still at the abstraction level of the source program. These benefits should outweigh the initial challenge which forces the programmer to first think about data dependencies, and extract them as program code, instead of just simply assuming their implicit existence.

The framework primarily suits algorithms that exhibit static data dependencies, extractable as program code, for instance, certain recursive, loop-based or numerical computations.

The evaluation of the model has been limited to handcoded experiments. These provided us with the insight to formalise and to argue about the correctness of our proposed execution models. The building of a DDA-enabled compiler is an ongoing project. Practical experiments, however, showed that DDA-based programming is hardware independent, portable and flexible. Once the data dependency pattern of the computation is defined in a separate module, this can be re-used over various platforms in the compiler.

We built a DDA visualization tool that makes evident the inherent flexibility of DDA-embeddings. The tool has also the additional benefits to test the correctness of DDA-implementations, and to generate very large DDA-drawings to get an intuition about the underlying dependencies at a large scale.

References


